The objective of this home page is to give a tutorial to circuit designers who would like to get acquainted with Synopsys design tools. A step by step tutorial approach is adopted. It is the hope of the author that by the end of this tutorial session, the user would have known how to do logic simulation and synthesis.
Those of you who have some basic knowledge of Synopsys tools already may prefer to jump ahead to your desired topic without fearing the loss of continuity. Some topics might appear tedious, but be patient... there's light at the end of the tunnel. Above all, have fun! Isn't that what learning is supposed to be?
The Synopsys tools supported by these tutorials and their versions (when applicable) are:
VCS MX: Scirocco and VirSim: VirSim B-2008.12 Virtual Simulator Environment
Design Compiler (in XG Mode): Version Y-2006.06-SP2 for linux -- Sep 01, 2006
Design Vision: Version Y-2006.06-SP2 for linux -- Sep 01, 2006
Front End Design
Back End Design