Cadence Tutorial

Post Layout - Transistor Level Simulation
with HSpice

Authors: Jinsik Yun, Dr. Dong S. Ha


Before you start this tutorial, you have to have the GDSII file exported from P&R procedure.

1. Required Files

2. Layout import

3. Labeling

4. Extract HSpice netlist

5. Spice Simulation