Cadence Tutorial

Post Layout - Gate Level Simulation
with Synopsys VCS

Authors: Jinsik Yun, Dr. Dong S. Ha


Before you start this tutorial, you have to have the netlist and SDF(Standard Delay Format) file extracted from P&R

1. Setting testbench

2. Analyze and compile